Motivated by recently derived fundamental limits on total (transmit + decoding) power for coded communication with VLSI decoders, this paper investigates the scaling behavior of the minimum total power needed to communicate over AWGN channels as the target bit-error-probability tends to zero. We focus on regular-LDPC codes and iterative message-passing decoders. We analyze scaling behavior under two VLSI complexity models of decoding. One model abstracts power consumed in processing elements (node model), and another abstracts power consumed in wires which connect the processing elements (wire model). We prove that a coding strategy using regular-LDPC codes with Gallager-B decoding achieves order-optimal scaling of total power under the node model. However, we also prove that regular-LDPC codes and iterative message-passing decoders cannot meet existing fundamental limits on total power under the wire model. Furthermore, if the transmit energy-per-bit is bounded, total power grows at a rate that is worse than uncoded transmission. Complementing our theoretical results, we develop detailed physical models of decoding implementations using post-layout circuit simulations. Our theoretical and numerical results show that approaching fundamental limits on total power requires increasing the complexity of both the code design and the corresponding decoding algorithm as communication distance is increased or error-probability is lowered.
I. INTRODUCTION
I NTUITIVELY, the concept of Shannon capacity captures how much information can be communicated across a channel under specified resource constraints. While the problem of approaching Shannon capacity under solely transmit power constraints is well understood, modern communication often takes place at transmitter-receiver distances that are very of LDPC decoding circuits, and an important connection to this paper is highlighted in Section VII.
Within these restrictions we provide the following insights: 1) Wiring power, which explicitly brings out physical constraints in a digital system [19] , costs more in the order sense than the power consumed in processing nodes. Thus, the commonly used metric for decoding complexity -number of operations -underestimates circuit energy costs. 2) Shannon capacity is the maximal rate one can communicate at with arbitrary reliability while the transmit power is held fixed. However, when total power minimization is the goal, keeping transmit power fixed while bit-error probability approaches zero can lead to highly suboptimal decoding power. For instance, we prove that (Theorems 3, 4, 5) at sufficiently low bit-error probability, it is more total power efficient to use uncoded transmission than regular-LDPC codes with iterative message-passing decoding, if using fixed transmit power. However, if transmit power is allowed to diverge to infinity, we show that regular-LDPC codes can outperform uncoded transmission in this total power sense. 3) We prove (Corollary 2) that a strategy using regular-LDPC codes and Gallager-B decoding achieves orderoptimal scaling of total power when processing power is dominated by nodes as opposed to wires (see Section IV-C).
4) However, we also prove a lower bound (Theorem 3) that holds for all regular-LDPC codes with iterative message-passing decoders for the case where processing power is dominated by wires, and we show that a large gap exists between this lower bound and existing fundamental limits (see Section V-C). To obtain insights on how an engineer might choose a power-efficient code for a given system, we then develop empirical models of decoding power consumption of 1-bit and 2-bit message-passing algorithms for regular-LDPC codes (Section VI-C). These models are constructed using post-layout circuit simulations of power consumption for check-node and variable-node sub-circuits, and generalizing the remaining components of power to structurally similar codes.
Shannon-theoretic analysis yields transmit-power-centric results, which are plotted as "waterfall" curves (with corresponding "error-floors") demonstrating how close the code performs to the Shannon limit. There, the channel path-loss can usually be ignored because it is merely a scaling factor for the term to be optimized (namely the transmit power), thereby not affecting the optimizing code. Since we are interested in total power, the path-loss impacts the code choice. For simplicity of understanding, path-loss is translated into a more relatable metric -communication distance -using a simple model for path-loss. The resulting question is illustrated in Fig. 1(b) : At a given data-rate, what code and corresponding decoding algorithm minimize the transmit + decoding power for a given transmit distance and bit-error probability?
In Section VI-C, we present optimization results for this question in a 60 GHz communication setting using our models. This particular setting is chosen not just because of the short distance, but also because the results highlight another conceptual point we stress in this paper: 5) Approaching total power capacity requires an increase in the complexity of both the code design and the corresponding decoding algorithm as communication distance is increased, or bit-error probability is lowered. The results presented in this paper have some limitations. First, we only consider a limited set of coding strategies, and while the results and models presented here extend easily to irregular LDPC constructions, they are not necessarily applicable to all decoders. Second, modern transceivers [20] contain many other processing power sinks, including analog-to-digital converters (ADCs), digital-to-analog converters (DACs), power amplifiers, modulation, and equalizers, and the power requirements of each of these components can vary 1 based on the coding strategy. While recent works have started to address fundamental limits [21] and modeling [22] of power consumption of system blocks from a mixed-signal circuit design perspective, tradeoffs with code choice for these components remain relatively unexplored. Hence, while analyzing decoding power is a start, other system-level tradeoffs should be addressed in future work. It is also of great interest to understand tradeoffs at a network level (e.g., see [6] ), where multiple transmitting-receiving pairs are communicating in a shared wireless medium. In such situations, one cannot simply increase transmit power to reduce decoding power: the resulting interference to other users needs to be accounted for as well.
The remainder of the paper is organized as follows. Section II states the assumptions and notation used in the paper. Sections II-C to II-G introduce theoretical models of VLSI circuits and decoding energy. Preliminary results are stated in Section III, which are used to analyze decoding energy in Sections IV and V, in the context of the question illustrated in Fig. 1(a) (obtaining the scaling behavior). Section VI discusses circuit-simulation-based numerical models of decoding power, in the context of the question illustrated in Fig. 1(b) . Section VII concludes the paper.
II. SYSTEM AND VLSI MODELS FOR ASYMPTOTIC ANALYSIS
Throughout this paper, we rely on Bachmann-Landau notation [23] (i.e. "big-O" notation). We first state a preliminary definition that is needed in order to state a precise definition of the big-O notation that we use in this paper.
Definition 1: X ⊆ R is a right-sided set if ∀x ∈ X, ∃y ∈ X such that y > x.
Some examples of right-sided sets include R, N, and intervals of the form [a, ∞), where a is a constant. We now state the Bachmann-Landau notation for non-negative real-valued functions defined on right-sided sets 2 .
Definition 2: Let f : X → R ≥0 and g : X → R ≥0 be two non-negative real-valued functions, both defined on a rightsided set X. We state 1) f (x) = O(g(x)) if ∃x 1 ∈ X and c 1 > 0 s.t. f (x) ≤ c 1 g(x), ∀x ≥ x 1 . 2) f (x) = (g(x)) if ∃x 2 ∈ X and c 2 > 0 s.t. f (x) ≥ c 2 g(x), ∀x ≥ x 2 . 3) f (x) = (g(x)) if ∃x 3 ∈ X and c 4 ≥ c 3 > 0 s.t. c 3 g(x) ≤ f (x) ≤ c 4 g(x), ∀x ≥ x 3 . We will also need a Bachmann-Landau notation for two variable functions [24, Section 3.5 
]:
Definition 3: Let u : X × Y → R ≥0 and v : X × Y → R ≥0 be two non-negative real-valued functions, both defined on the Cartesian product of two right-sided sets X and Y. We , ∀x,y ≥ M. We will often apply Definitions 2 and 3 in the limit as bit-error probability P e → 0, where the definitions can be interpreted as applied to a function with an argument 1 P e as it diverges to ∞. All logarithm functions log(·) are natural logarithms unless otherwise stated.
A. Communication Channel Model
We assume the communication between transmitter and receiver takes place over an AWGN channel with fixed attenuation. The transmission strategy uses BPSK modulation, and a (d v , d c )-regular binary LDPC code of design rate R = 1 − d v d c [25] (which is assumed to equal the code rate). The blocklength of the code is denoted by n, and the number of source bits is denoted by k = n R. The decoder performs a hard-decision on the observed channel outputs before starting the decoding process, thereby first recovering noisy codeword bits transmitted through a Binary Symmetric Channel (BSC) of flip probabil-
Here, E s is the input energy per channel symbol and N 0 2 is the noise power. Q (·) is the tail probability of the standard normal distribution,
2 du. The transmit power P T is assumed to be proportional to E s N 0 , modeling fixed distance and constant attenuation wireless communication. Explicitly we assume E s N 0 = η P T for some constant η > 0. Using known bounds on the Q-function [26] ,
The focus of this paper is on the analysis of the "total" power required to communicate on the above channel, as the target average bit-error probability P e → 0. Our simplified notion of total power is defined below.
Definition 4: The total power, P total , consumed in communication across the channel described in Section II-A is defined as
where P T and P Dec are the power spent in transmission and decoding, respectively. The channel model helps analyze the transmit power component in (2), but a model for decoding power is also needed. In the next section, we provide models and assumptions for decoding algorithms and implementations that are used in the paper. We allow P T and P Dec to be chosen depending on P e , η, and the coding strategy. Throughout the paper, the minimum total power for a strategy is denoted by P total,min and the optimizing transmit power by P * T .
B. Decoding Algorithm Assumptions
The general theoretical results of this paper (Lemma 2, Theorem 3) hold for any iterative message-passing decoding algorithm (and any number of decoding iterations) that satisfies "symmetry conditions" in [25, Def. 1] (which allow us to assume the all-zero codeword is transmitted). Thus, each node only operates on the messages it receives at its inputs. We note that the sum-product algorithm [27] , the min-sum algorithm [28] , Gallager's algorithms [29] , and most other message-passing decoders satisfy these assumptions. For the constructive results of this paper (Corollary 1, Corollary 2, Theorem 4, Theorem 5) we focus on the two decoding algorithms originally proposed in Gallager's thesis [29] , that are now called "Gallager-A" and "Gallager-B" [25] . For these results, we will use density-evolution analysis [9] to analyze the performance 3 , for which we define the term "independent iterations" as follows:
Definition 5: An independent decoding iteration is a decoding iteration in which messages received at a single variable or a check node are mutually independent.
We will denote number of independent iterations 4 that an algorithm runs as N iter . This quantity is constrained by the girth [25] of the code, defined as the length of the shortest cycle in the Tanner graph of the code [31] as follows: for a code with girth g, the maximum value of N iter is g−2 4 .
C. VLSI Model of Decoding Implementation
Theoretical models for analyzing area and energy costs of VLSI circuits were introduced several decades ago in computer science. These include frameworks such as the Thompson [12] and Brent-Kung [32] models for circuit area and energy complexity (called the "VLSI models"), and Rent's rule [33] , [34] . Our model for the LDPC decoder implementation in this paper is an adaptation of Thompson's model [12] , and it entails the following assumptions:
1) The VLSI circuit includes processing nodes which perform computations and store data, and wires which connect them. The circuit is placed on a square grid of horizontal and vertical wiring tracks of finite width λ > 0, and contact squares of area λ 2 at the overlaps of perpendicular tracks. 2) Neighboring parallel tracks are spaced apart by width λ.
3) Wires carry information bi-directionally. Distinct wires can only cross orthogonally at the contact squares. 4) The layout is drawn in the plane. In other words, the model does not allow for more than two metal layers for routing wires in the manner that modern IC manufacturing processes do (see Section II-G1). 5) The processing nodes in the circuit have finite memory and are situated at the contact squares of the grid. They connect to wires routed along the grid. 6) Since wires are routed only horizontally and vertically, any single contact has access to a maximum of 4 distinct wires. To accommodate higher-degree nodes, a processing element requiring x external connections (for x > 4) can occupy a square of side-length xλ on the grid, with wires connecting to any side. No wires pass over the large square. λ models the minimum feature-size which is often used to describe IC fabrication processes. We refer to this model as Implementation Model (λ). The decoder is assumed to be implemented in a "fully-parallel" manner [8] , i.e., a processing node never acts as more than one vertex in the Tanner graph [31] of the code. Each variable-node and check-node of an LDPC code is therefore represented by a distinct processing node in the decoding circuit. As an example, Fig. 2 (a) shows the Tanner graph for a (7, 4)-Hamming code and Fig. 2 (b) shows a fullyparallel layout of a decoder for the same code. In Sections II-E, II-F, we will describe two models 5 of energy consumption for the VLSI decoder.
D. Time Required for Processing
In order to translate the model of II-E to a power model, we need the time required for computation (the computation time is measured in seconds and is different from the number of algorithmic iterations). The computations are assumed to happen in clocked iterations, with each iteration consisting of two steps: passing of messages from variable to check nodes, and then from check to variable nodes. If the decoding algorithm requires the exchange of multi-bit messages, we assume the message bits can be passed using a single wire.
We denote the decoding throughput (number of source bits decoded per second) by R data . Because a batch of k source bits are processed in parallel, the time available for processing is T proc = k R data seconds.
E. Processing Node Model of Decoding Power
Definition 6 (Node Model (ξ node )): The energy consumed in each variable or check node during one decoding iteration is E node . This constant can depend on λ, d v and d c . The total number of nodes at the decoder 6 is n nodes = n + (n − k) = 2n − k. The total energy consumed in τ iter decoding iterations is E nodes = E node n nodes τ iter . The decoding power is P nodes = E nodes
Note that τ iter need not be tied to N iter . This model assumes that the entirety of the decoding energy is consumed in processing nodes, and wires require no energy. In essence, this model is simply counting the number of operations performed in the message-passing algorithm. The next energy model complements the node model by accounting for energy consumed in wiring.
F. Message-Passing Wire Model of Decoding Power
Definition 7 (Wire Model (ξ wire )): The decoding power is P wires = C unit−area A wires V 2 supply f clock , where C unit−area is the capacitance per unit-area of a wire, V supply is the supply voltage of the circuit, f clock is the clock-frequency of the circuit, and A wires is the total area occupied by the wires in the circuit. The parameters C unit−area and V supply are technology choices that may depend on λ, d v , and d c . The parameter f clock also may depend on λ, d v , d c , R data , and the decoding algorithm. For simplicity, we write ξ wire = C unit−area V 2 supply f clock and P wires = ξ wire A wires .
Wires in a circuit consume power whenever they are "switched," i.e., when the message along the wire changes its value 7 . The probability of wire switching in a message-passing decoder depends on the statistics of the number of errors in the received word. These statistics depend on the flip-probability of the channel, which is controlled by the transmit power. Further, as decoding proceeds the messages also tend to stabilize, reducing switching and hence the power consumed in the wires. Activity-factor could therefore be introduced in the Wire Model via a multiplicative factor between 0 and 1 that depends on P T , η, and the decoding algorithm, but modeling it accurately would require a careful analysis.
G. On Modern VLSI Technologies and Architectures
The VLSI model of Section II-C and the assumptions made about the decoding architecture may seem pessimistic compared to the current state-of-the-art. However, in this section we justify our choices by explaining how many of the architecture and technology optimizations that are helpful in current practice have no impact on the conclusions derived by our theoretical analysis.
1) Multiple Routing Layers: Modern VLSI technologies allow for upwards of 10 metal layers for routing wires [35] . While this helps significantly in reducing routing congestion in practice (i.e., at finite blocklengths and non-vanishing errorprobabilities), it has no impact on asymptotic bounds on total power. As proved in [12, , for a process with L routing layers, the area occupied by wires is at least A wires L 2 , where A wires is the area occupied by the same circuit when only one metal layer is used. As long as L cannot grow with the number of vertices in the graph (it would be very unrealistic to assume it can), it has only a constant impact on wiring area lower bounds (see Lemmas 5, 6) and no impact (since one can always restrict routing to a single layer) on upper bounds (see Lemma 7) . It will become apparent later in the paper therefore, that multiple routing layers do not effect any of the theoretical 7 Switching consumes energy because wires act as capacitors that need to be charged/discharged. If voltage is maintained, little additional energy is spent. results we derive. On the other hand, having multiple active layers with fine-grained routing between layers can lead to asymptotic reductions in wiring area for some circuits [36] . However, as it relates to practice, this is far beyond the reach of any commercial foundry in existence today. Methods for designing and fabricating such circuits (which rely on emerging nanotechnologies and emerging non-volatile memories [37] ) are only now starting to be considered in research settings.
2) Architectural Optimizations: Fully parallel, one clockcycle per-iteration decoders are not commonly used in practice. Instead, serialization by dividing the number of physical nodes in the circuit by a constant factor and using time-multiplexing to cut down on wiring is often performed [4] , [8] . This also requires a corresponding multiplication for the clock-frequency f clock of the circuit to maintain the same data-rate. Recall, that dynamic power consumed in wires is proportional to C wires V 2 supply f clock [19] . While decrease in wiring capacitance may allow the supply to be scaled down (leading to a reduction in power) without compromising timing, it is not possible to scale it down indefinitely, since transistors have a nonzero subthreshold slope [38, Section 2] . In other words, once a lower limit on supply voltage is reached, even if C wires can be made to decay on the order of 1 n , one would no longer achieve power savings due to the corresponding increase in f clock . Thus, the asymptotic behavior of total power in the large blocklength limit will remain unchanged. Such architectural optimizations do however, have a big impact in practice (e.g., at finite-blocklengths) since changes in constants matter then.
3) Leakage Power: Later in the paper (Sections IV-C, V-C), we will compare bounds on total power under the Node and Wire Models. It will turn out that the two models lead to very different insights, and the Wire Model results appear far more pessimistic. Which model then is closer to reality? It turns out that the Node Model is actually very optimistic. It assumes that each node consumes only constant energy per-iteration, irrespective of the clock period. From a circuit perspective, this is equivalent to assuming that the power consumption inside nodes is entirely dynamic [19] , as the energy per-iteration does not increase with the clock period. This is far from the reality in modern VLSI technologies. Transistors are not perfect switches [39] , and every check-node and variable-node will consume a constant amount of leakage power while the decoder is on, regardless of clock period and switching activity. It is easy to see then, that even if the transistor leakage is very small, the decoding power must scale as (n). For instance, even if the architecture is highly serialized, there is still leakage in each of the (n) sequential elements (e.g., flip-flops, latches, or RAM cells) needed to store messages. It will become apparent later in the paper that this simple analysis is enough to establish identical conclusions to the lower bounds of Theorems 3, 4, and 5. Thus, the asymptotics of total power under the Wire Model should be viewed as much better predictions of what would actually happen inside the circuit at infinite blocklengths.
III. PRELIMINARY RESULTS
In this section, we provide some preliminary results that will be useful in Sections IV and V. These include general bounds on the blocklength of regular-LDPC codes and bounds on the minimum number of independent iterations needed for Gallager decoders to achieve a specific bit-error probability.
A. Blocklength Analysis of Regular-LDPC Codes
Lemma 1: For a given girth g of a (d v , d c )-regular LDPC code, a lower bound on the blocklength n is
and an upper bound on the blocklength is given by
Proof: For the lower bound, see [14, Appendix I], and for the upper bound, see [14, Claim 2] .
Lemma 2: For a (d v , d c )-regular binary LDPC code decoded using any iterative message-passing decoding algorithm for any number of iterations, the blocklength n needed to achieve biterror probability P e is n =
Here, η > 0 is the constant attenuation in the AWGN channel (see Section II-A).
Proof: See Appendix A.
PROOF OUTLINE: We use a technique for the finite-length analysis of LDPC codes from [40] . First, the pairwise errorprobability for any iterative message-passing decoder is lower bounded in terms of n, d v , d c , and η P T using an expression for the minimum pseudoweight (see Appendix A for definition) of the code. Next, due to a simple relationship between biterror probability and pairwise error-probability for binary linear codes over memoryless binary-input, output-symmetric channels, the bit-error probability can be lower bounded in terms of n, d v , d c , and η P T . Algebraic manipulations, an application of (1), and an application of Definition 3 complete the proof.
B. Approximation Analysis of Gallager Decoding Algorithms
In this section, we bound the number of independent decoding iterations required to attain a specific bit-error probability with Gallager decoders. These bounds are used in Sections IV, V-B to prove achievability results for total power.
Lemma 3: The number of independent decoding iterations N iter needed to attain bit-error probability P e with Gallager-A decoding is
Proof: See Appendix B.
PROOF OUTLINE: We first define (based on the decoding threshold over the BSC [25] ) appropriate right-sided sets for analyzing the asymptotics of N iter as a function of 1 P e and P T . Then, we apply a first-order Taylor expansion to the recurrence relation for bit-error probability under independent iterations of Gallager-A decoding from [25, Eqn. (6) ] and bound the approximation error. We show that for small enough P e or large enough P T , the approximation error can be bounded by a multiplicative factor between 1 2 and 1. After some algebraic manipulations and an application of (1), we apply Definition 2 for the first case and Definition 3 to establish the second case.
Lemma 4:
The number of independent decoding iterations N iter needed to attain bit-error probability P e with a Gallager-B decoder with variable node degree d v ≥ 4 is given by
Proof: See Appendix C. Importantly, this holds only if d v ≥ 4. Otherwise Gallager-A and Gallager-B are equivalent. Note that in the second case, we assume P T is a function of 1 P e , so both expressions should be interpreted with Definition 2. Further, little generality is lost by the necessary condition for the second case, since uncoded transmission requires power log 1 P e (see equation 1). PROOF OUTLINE: We follow exactly the same steps as the proof of Lemma 3, but instead use a higher-order Taylor expansion of the recurrence relation for bit-error probability under Gallager-B decoding from [29, Eqn. 4.15] .
IV. ANALYSIS OF ENERGY CONSUMPTION IN THE NODE MODEL
In this section, we investigate the question: as P e → 0, how does the total power under the Node Model (see Section II-E) scale when Gallager decoders (restricted to independent iterations) are used?
A. Total Power Analysis for Gallager-A Decoding
Corollary 1: The optimal total power under Gallager-A decoding (restricted to independent iterations) in the Node Model (ξ node ) for a binary (d v , d c )-regular LDPC code is
Proof: Applying Lemma 3 to the Node Model, if P T is held constant even as P e → 0, the power consumed by decoding is log 1 P e . Since P T is constant, the total power is also P total,bdd P T = log 1 P e . If instead P T is allowed to grow arbitrarily, the total power is given by
Thus, optimizing the scaling behavior of the total power over transmit power functions P T P total,min = min
with optimizing transmit power P * T = log 1 P e .
B. Total Power Analysis for Gallager-B Decoding
Corollary 2: The optimal total power under Gallager-B decoding (restricted to independent iterations) in the Node
which is achieved by transmit power P * T = (1). Proof: If P T satisfies the condition stated in the second case of Lemma 4, the total power in the Node Model is
Minimizing the scaling behavior of (7), the optimizing transmit power is P * T = (1). The optimal total power is then
In this case the optimizing transmit power is bounded even as P e → 0.
C. Comparison With Fundamental Limits
Can we reduce the asymptotic growth of total power under the Node Model via a better code or a more sophisticated decoding algorithm? After all, we limited our attention to regular LDPCs and simple one-bit message-passing algorithms. It was shown in [6] that under the Node Model and a fullyparallelized decoding implementation such as Implementation Model (λ), the optimal total power is lower bounded by log log 1 P e , matching Corollary 2. In fact, using a code which performs close to Shannon capacity can even reduce efficiency for this strategy: if a capacity-approaching LDPC code is used instead of a regular LDPC code, the infinite-blocklength performance under the Gallager-B decoding algorithm equals that of regular-LDPCs with Gallager-A decoding. In other words, the bit-error probability decays only exponentially (and not doubly-exponentially) with the number of iterations under Gallager-B decoding if degree-2 variable nodes are present [41] , and [42] shows that degree-2 variable nodes are required in order to achieve capacity (the fraction of degree-2 variable nodes required to attain capacity is characterized in [42] ). Thus, rather than searching for an irregular code that approaches capacity, an engineer might be better off using a simpler regular code that approaches fundamental limits on total power.
V. ANALYSIS OF ENERGY CONSUMPTION IN THE WIRE MODEL

A. Bounds on Wiring Area of Decoders
To make use of the energy model of Section II-F, we must characterize the total wiring area of the decoder. We rely on techniques for upper and lower bounds on the total wire area obtained for different computations in [12] , [43] - [45] . We first introduce some graph-theoretic concepts that will prove useful in obtaining similar bounds for our problem.
1) Lower Bound on Wiring Area: We first provide a trivial lower bound on the wiring area of the decoder for any regular-LDPC code implemented in Implementation Model (λ).
Lemma 5: For a (d v , d c )-regular LDPC code of blocklength n, the wiring area A wires under Implementation Model (λ) is
Proof: There are d v n wires. Each wire has width λ and minimum length λ (no two wires overlap completely).
In his thesis [45] , Leighton utilizes the crossing number (a property first defined by Turán [46] ) of a graph as a tool for obtaining lower bounds on the wiring area of circuits. Crossing numbers continue to be of interest to combinatorialists and graph-theorists, and many difficult problems on finding exact crossing numbers or bounds for various families of graphs remain open [47] . We use the following two definitions to introduce this property.
Definition 8 (Graph Drawing): A drawing of a graph G is a representation of G in the plane such that each vertex of G is represented by a distinct point and each edge is represented by a distinct continuous arc connecting the corresponding points, which does not cross itself. No edge passes through vertices other than its endpoints and no two edges are overlapping for any nonzero length (they can only intersect at points). For any graph G (e.g., the Tanner graph of an LDPC code), the wiring area of the corresponding circuit under Implementation Model (λ) is lower bounded as A wires ≥ λ 2 cr (G). This is due to the fact that any VLSI layout of the type described in Section II-C can be mapped to a drawing of G in the sense of Definition 8, by simply replacing each processing node with a point in the plane and replacing each wire by line segments connecting two points. Therefore, the minimum number of wire crossings of any layout of G is cr (G). Since every crossing has area λ 2 , the inequality follows. We now need lower bounds on the crossing number of a computation graph. In this paper, we make use of the following result [48] that improves on earlier results [49] , [50] , [45] and allows us to tighten Lemma 5 for some codes.
Theorem 1 (Pach, Spencer, Tóth [48] ): Let G = {V, E} be a graph with girth g > 2 and |E| ≥ 4 |V |. Then cr (G) satisfies
. We now obtain lower bounds on wiring area given a lower bound on the number of independent iterations the code allows.
Lemma 6 (Crossing Number Lower Bound on A wires ): For a (d v , d c )-regular LDPC code C that allows for at least N iter independent decoding iterations, the wiring area A wires of a decoder in Implementation Model (λ) is
is a constant that depends on the code construction.
Proof: Let C be a (d v , d c )-regular LDPC code that allows for at least N iter independent decoding iterations. Since the girth g of C must then satisfy g−2
From Lemma 1 then, the blocklength n of the code C is
And from Lemma 5 we then have A wires = e γ N iter . Now, assume 
We then carry out the following algebra
Hence, |E C | ≥ 4 |V C |. Using the fact that g > 4N iter − 2, we apply Theorem 1
and changes-of-base complete the proof.
2) Upper Bound on Wiring Area: Since the total circuit area is always an upper bound on the area occupied by wires, we use an upper bound on the circuit area to obtain the following upper bound on the wiring area based on the maximum number of independent iterations that the code allows for.
Lemma 7 (Upper bound on A wires ): For a (d v , d c )-regular LDPC code C, that allows for no more than N iter independent decoding iterations, the decoder wiring area A wires is
Proof: Let C be a (d v , d c )-regular LDPC code that allows for no more than N iter independent decoding iterations. Since the girth g of C must then satisfy g−2
From Lemma 1, the blocklength of any such code can be upper bounded in the order of N iter as
where
. Then, consider a "collinear" VLSI layout [52] of the Tanner graph of C which satisfies all the assumptions described in Section II-C. Arrange all variable-nodes and check-nodes in the graph along a horizontal line, leaving λ spacing between consecutive nodes. The total length of this arrangement is then O(n). Allocate a unique horizontal wiring track for each of the nd v edges in the Tanner graph, leaving λ spacing between consecutive edges. Then, every connection in the graph can be made with two vertical wires (one from each endpoint) which connect to the opposite ends of the dedicated horizontal track. The total height of this layout is then O(n), and the total area is O(n 2 ). An example collinear layout is given in Fig. 3 . Substituting (10) for n, we obtain the bound. We note that this upper bound is crude since the O |V | 2 layout construction applies for any graph G = {V, E} which satisfies |E| = O (|V |). A simple proof [45] shows that one can create a layout of area O ((|V | + cr (G)) log (|V | + cr (G))) for any graph. Thus, an algorithm for drawing semi-regular graphs which can be proven to yield sub-quadratic (in n) crossing numbers would yield energy-efficient codes and decoders with short wires. 
B. Total Power Minimization for the Wire Model
We now present analogues of results in Section IV, where we instead consider decoding power described by the Wire Model of Section II-F. We translate the wiring area bounds of Section V-A to power bounds.
Theorem 2 (Asymptotic bounds on P wires ): Under Implementation Model (λ) and Wire Model (ξ wire ), the decoding power P wires for a (d v , d c )-regular binary LDPC code that allows for exactly N iter independent iterations is bounded as
is a constant that depends on the code construction. Proof: The result is a straightforward conclusion from Lemma 6 and Lemma 7 applied in Definition 7.
Next, we present a general lower bound on the scaling behavior of total power under the Wire Model for any binary regular-LDPC code, decoded using any iterative messagepassing decoding algorithm, for any number of iterations.
Theorem 3 (Lower bound for regular-LDPCs): The optimal total power in the Wire Model (ξ wire ) for a binary (d v , d c )regular LDPC code with any iterative message-passing decoding algorithm to achieve bit-error probability P e is
Further, if P T is held fixed as P e → 0 the total power diverges as log y 1 P e where y > 1, which dominates the power required by uncoded transmission.
Proof: See Appendix D. PROOF OUTLINE: We first substitute the result of Lemma 2 into Lemma 5, and then use the resulting lower bound on decoding power under the Wire Model in (2) . We then derive the asymptotics of the transmit power function that minimizes the total power, and plug it back into Lemma 2 and (2) to obtain the result.
1) Gallager-A Decoding: Theorem 4:
The optimal total power under Gallager-A decoding (restricted to independent iterations) in the Wire Model (ξ wire ) for a binary (d v , d c )-regular LDPC code to achieve bit-error probability P e is P total,min = 
] is a constant that depends on the code construction. Further, if P T is held fixed as P e → 0, then total power diverges as Poly 1
P e
, which is an exponential function of the power required by uncoded transmission.
Proof: See Appendix E.
PROOF OUTLINE: We first substitute the results of Lemma 3 into Theorem 2, and then plug in the resulting bounds on decoding power in (2) . We then derive the best-case and worstcase asymptotics of the transmit power function that minimizes the total power, and show that there is at most a constant gap between the two. We then plug the optimizing transmit power into Lemma 3 and (2) to obtain the results.
2. Gallager-B Decoding: Theorem 5: The optimal total power under Gallager-B decoding (restricted to independent iterations) in the Wire Model (ξ wire ) for a binary (d v , d c )-regular LDPC code to achieve bit-error probability P e is bounded as
Further, if P T is held fixed as P e → 0, then total power diverges as log 2.48 1 P e , which is a super-quadratic function of the power required by uncoded transmission.
Proof: See Appendix F.
PROOF OUTLINE: We first substitute the results of Lemma 4 into Theorem 2, and then plug in the resulting bounds on decoding power in (2) . We then use algebraic manipulations to bound the exponents in Theorem 2. Next, we derive the best-case and worst-case asymptotics of the transmit power function that minimizes the total power. We then plug the optimizing transmit power into Lemma 4 and (2) to obtain the results.
C. Comparison With Fundamental Limits
In [13] , using a more pessimistic Wire Model 8 , it is shown that the total power required for any error-correcting code and any message-passing decoding algorithm is fundamentally lower bounded by log 1 3 1 P blk e , where P blk e is the blockerror probability. Theorem 3 shows that regular-LDPC codes with iterative message-passing decoders cannot do better than log 1 2 1 P e where P e is bit-error probability, and the exponent 1 2 can only be obtained in the limit of large degrees and vanishing code-rate. Since block-error probability exceeds bit-error probability, regular-LDPC codes do not achieve fundamental limits on total-power in the Wire Model. 9 Theorem 4 is the first constructive result that shows that coding can (asymptotically) outperform uncoded transmission in total power for the Wire Model. However, the gap in total power between the two is merely a multiplicative factor of log log 1 P e . While Theorem 5 proves that it is possible increase the relative advantage of coding to a fractional power of log 1 P e , the difference between the upper bound and the power for uncoded transmission is minuscule. The exponent of log 1 P e in the upper bound is an increasing function of both d v and d c , approaching 1 as either gets large. Since Gallager-B decoding requires d v ≥ 4, the smallest exponent for regular LDPCs occurs when d v = 4 and d c = 5. The numerical value of the exponent for these degrees is ≈ 0.98, which suggests little order sense improvement over uncoded transmission. Hence, the wiring area at the decoder (particularly, how much better it can be than the bound of Lemma 7) is crucial in determining how much can be gained by using Gallager-B decoding instead of uncoded transmission. Further discussion is provided in Section VII.
VI. CIRCUIT SIMULATION-BASED NUMERICAL RESULTS
At reasonable bit-error probabilities (e.g., 10 −5 ) and short distances (e.g., less than five meters), asymptotic bounds cannot provide precise answers on which codes to use. For example, consider the following problem, drawn in Fig. 1(b) .
Problem 1: Suppose we want to design a point-to-point communication system that operates over a given channel. We are given a target bit-error probability P e , communication distance r , and system data-rate R data that the link must operate at. Which code and corresponding decoding algorithm minimize the total (i.e. transmit + decoding) power?
Since the bounds of Sections II-V are derived as P e → 0, they may not be applicable to many instances of Problem 1. In this section we therefore develop a methodology for rapidly exploring a space of codes and decoding algorithms to answer specific instances of Problem 1. We focus on one-bit Gallager A and B [29] and two-bit [53] decoding algorithms, restricting the number of algorithmic iterations to g−2 4 . Because of the effort required in implementing or even simulating a single decoder in hardware, we construct models 10 for power consumed in decoding implementations of different algorithms, based on post-layout circuit simulations for simple check-node and variable-node circuits. The models developed attempt to capture detailed physical aspects (e.g., interconnect lengths and impedance parameters, propagation delays, silicon area, and power-performance tradeoffs) of implementations, in stark contrast with their theoretical counterparts of Sections II-V. In Section VI-C, we use these models to investigate solutions to some instances of Problem 1.
A. Note on Channels and Constellation Size
To answer Problem 1, additional physical assumptions about the channel (e.g., bandwidth, fading, path-loss, temperature, constellation size) are required in comparison to the model of Section II-A. The channel is still assumed to be AWGN with fixed attenuation. However, while Section II-A assumes BPSK modulation for all transmissions, due to the introduction of a data-rate constraint and fixed passband bandwidth W (for fair comparison), the constellation size is required to vary based on the code rate. Explicitly, the transmission strategy is assumed to use either BPSK or square-QAM modulation, mapping codeword bits to constellation symbols. We assume that if square-QAM modulation is used, the information bits are mapped onto the constellation signals using a twodimensional Gray code as explained in [56, Section III]. We assume the transmitter signals at a rate of W symbols/s and that the minimum square constellation size (M) satisfying the system data-rate requirement is chosen: M is always the smallest square of an even integer for which:
For calculating transmit power numbers, the thermal noise variance used is σ 2 z = KT W , where K is the Boltzmann constant (1.38 × 10 −23 J/K), and T is the temperature. The power is assumed to decay according to a power-law path-loss model 1/r α , where α is the path-loss coefficient. the received E b N 0 is obtained as a function of the system and channel parameters:
where is the wavelength of transmission at center frequency 
Also, note that the asymptotic bounds derived in Sections II-V remain unchanged, even if we substitute M-ary QAM for BPSK as the signaling constellation. This follows from the fact that the RHS of equation (12) is a linear combination of Q (·) functions with argument linearly proportional to E b N 0 . Hence, even for M-ary QAM, p 0 = e −φ P T √ 4πφ P T for some constant φ = η. Since the difference is merely a constant, the asymptotic analysis of Sections II-V holds.
For the results presented in Section VI-C, we assume the decoding throughput is required to be R data = 7 Gb/s. We assume a channel center frequency of f c = 60 GHz and bandwidth of W = 7 GHz. The temperature T is 300 K. The distances considered are much larger than the wavelength of transmission (≈ 0.5 cm) so the "far-field approximation" applies.
B. Simulation-Based Models of LDPC Decoders
Given a code, decoding algorithm, and desired data-rate, calculating the required decoding power is a difficult task. Even within the family of regular LDPC codes and specified decoding algorithms, the decoder can be implemented in myriad ways. The choice of circuit architecture, implementation technology, and even process-specific transistor options can have a significant impact on the decoding power [8] , [4] . A comprehensive solution to Problem 1 requires optimization of total power over not just super-exponentially many codes and decoding algorithms, but also all decoder architectures, implementation technologies, and process options, which could be an impossibly hard problem. The models we present here are based on simulations of synchronous, fully-parallel decoding architectures in a 32/28nm CMOS process with a high threshold voltage, and are used in Section VI-C to obtain insights on the nature of optimal solutions. We believe that incorporating more models of this nature and performing the resulting optimization could be a good approach to obtain low total power solutions.
1) Initial Post-Layout Simulations: Our models for arbitrary-blocklength LDPC decoders are constructed based on circuit simulations using the Synopsys 32/28nm high threshold voltage CMOS process with 9 metal-layers [54] . First, post-layout simulations of check-node and variable-node circuits for one-bit and two-bit decoders are performed. The physical area, power consumption, and critical-path delays of the check-nodes and variable-nodes are used as the basis for the models. The CAD flow used is detailed in Appendix G. The next section details how these results are generalized to full decoders.
2) Physical Model of LDPC Decoding: Even within our imposed restrictions on the LDPC code degrees, girth, and number of message-passing bits for decoding, constructing a decoding power model that applies to all combinations of these code parameters requires some assumptions:
1. Decoders operate at a fixed supply voltage (chosen as 0.78 V: the minimum supply voltage of the timing libraries included with the standard-cell library).
The code design space includes regular-LDPC codes with
variable-node degrees 2 ≤ d v ≤ 6, check-node degrees 3 ≤ d c ≤ 13, and girths 6 ≤ g ≤ 10.
3. "Minimum-Blocklength" codes (found in [57] ) are chosen for a given g, d v , d c . Hence the blocklength is expressed as a function of these parameters: n (min) g,d v ,d c . 4. The decoding algorithm a, is chosen from the set {A, B, T }, where A, B, T correspond to Gallager-A, Gallager-B, and Two-bit 11 [53] message-passing decoding algorithms, respectively. We use # bits (a) to refer to the number of message bits used in algorithm a. We then model the minimum-achievable clock period T CLK , and maximum-achievable decoding throughput R Dec for each decoder as functions of a, g, d v , d c :
R Dec (a, g, d 
In (13), T VN (·, ·) and T CN (·, ·) are critical-path delays through variable and check nodes respectively and T wire (·, ·, ·, ·) is the propagation delay through a single message-passing interconnect. In essence, (13) formulates the critical-path delay for the decoder by summing up the propagation delays of all logic stages traversed in a single decoding iteration. Details for each component are given in Appendix H. We model the decoding power as P Dec (a, g, d 
In (15), P VN (·, ·) and P CN (·, ·) are the power consumed in individual variable and check nodes respectively, and P wire (·, ·, ·, ·) is the power consumed in a single messagepassing interconnect. Note that (15) is a sum of all power consumed in computations and wires of the decoder (the coefficients in (15) count the number of occurrences of each power sink in the decoder). The details of the node power models are given in Appendix I and the details of the wire power model are given in Appendix J.
3) Satisfying the Communication Data-Rate: Fixing the supply voltage for a decoder and using the fastest possible clock speed only allows for a single decoding throughput. Hence, parallelism in order to meet the system data-rate requirement R data in Problem 1 is also modeled. For example, two copies of a single decoder can be used in parallel. Together, they provide twice the throughput, and require twice the power of a single decoder. In the corresponding communication system architecture, two separate codewords are required to be transmitted at twice the throughput of a single decoder, and a multiplexer at the receiver must pass a separate codeword to each of the parallel decoders, which decode the two codewords independently. Though making such a design choice in practice would introduce additional hardware and a slight power consumption overhead, we ignore this cost in our analysis.
In cases where integer multiples of a single decoder's throughput do not exactly reach R data , we first find the minimum number of parallel decoders, that when combined, exceed the required throughput. Calling this minimum number of decoders Q, we then assume that the clock period of each of the parallel decoders is increased until the overall throughput of the parallel combination is exactly R data . Explicitly, the formula to determine this "underclocked" period T u is:
Because the decoding power is modeled as inversely proportional to the decoder clock period (see Appendices I-J), we multiply each individual decoder's power by the appropriate scaling factor κ = T CLK (a,g,d v ,d c ) T u , and then multiply the result by the number of parallel decoders to get the total power of the parallel combination:
We substitute (13), (16) , and manipulate to obtain: Dec (a, g, d v , d c ) .
Hence, we assume that any (throughput, power) pair that is a multiple of the specifications of the original decoder can be achieved in this manner (with the obvious exception of points that have negative throughput and power). Therefore, in our analysis in Section VI-C, we assume the decoding throughput is exactly R data and we use the decoding power numbers obtained via this interpolation between the modeled points.
4) Comparing Different Coding Strategies: Now, given a subset of codes and decoders, how should an engineer jointly choose a code and decoding algorithm to minimize the total system power? Within the channel model of Section VI-A, consider specific instances of Problem 1: let path-loss coefficient α and R data be fixed. Then, for each choice of (r , P e ), we can compare the required total power for each combination of code and decoding algorithm modeled in Section VI-B2, and find the minimizing combination.
C. Example: 60 GHz Point-to-Point Communication
An example plot which shows the minimum achievable total power for different P e values at a fixed distance r = 3.2 meters and α = 3 is given in Fig. 4 . The plot also shows the curve of the optimizing transmit power, P * T , and the Shannon-limit [58] for the AWGN channel. The horizontal gap between the P * T curve and the total power curve in Fig. 4 corresponds to the optimizing decoding power. As P e decreases, this gap increases, indicating an increase in the total power-minimizing decoder's complexity.
1) Joint Optimization Over Code-Decoder Pairs:
The form of the total power curve varies with communication distance. For improved understanding, we use two-dimensional contour plots in the (r , P e ) space to evaluate choices of codes and decoders, as suggested by Fig. 1(b) . An example is shown in Fig. 5 , which compares code and decoding algorithm choices Fig. 4 . A plot of log 10 (P e ) vs. minimum achievable total power for α = 3 at a fixed distance of r = 3.2 meters. The Shannon limit for the channel and the optimizing transmit power are also shown.
for path-loss coefficient α = 3. In the top plot, the contours represent regions in the (r , P e ) space where specific combinations minimize total power, and in the bottom plot, regions in the (r , P e ) space are divided based on the value of the minimum total power. The best choices for these instances of Problem 1 turn out to be rate 1 2 codes. Lower rate codes require large constellations for a 7 Gb/s data-rate, thus requiring large transmit power for the same p 0 , and higher rate codes require larger decoding power due to increased complexity of higher degree nodes. Some tradeoffs between total power and code and decoder complexity can also be observed in Fig. 5 : to minimize total power, algorithm complexity should increase with r and code girth g should increase with decreasing P e .
How does the inclusion of uncoded transmission as a possible strategy change the picture? Contour plots with uncoded transmission included are given in Fig. 6 . Comparing Fig. 6 with Fig. 5 , we see that when uncoded transmission is included, it overtakes areas in the (r , P e ) space where P e is high and r is very small. However, Fig. 6 suggests that simple codes and decoders can still outperform uncoded transmission at reasonably low P e and distances of several meters or more.
VII. CONCLUSIONS AND DISCUSSIONS
In this work, we performed asymptotic analysis of the total (transmit + decoding) power for regular-LDPC codes with iterative-message passing decoders. While these codes (with Gallager-B decoding) can achieve fundamental limits in the Node Model [6] , they are unable to do so for the Wire Model [13] . This suggests that measuring complexity of decoding by simply counting the number of operations (e.g., [59] - [61] ) is insufficient for understanding system-level power consumption. In fact, for the Wire Model, even achieving order-sense advantage over uncoded transmission requires that both transmit and decoding power diverge to ∞ as P e → 0, which calls into question the assumption that one should fix the transmit power and operate near the Shannon capacity in order communicate reliably at a low power cost. However, this analysis also established a result of intellectual interest: regular-LDPC codes can achieve an order-sense improvement in total power over uncoded transmission as bit-error probability tends to zero. This question only arises from the total power perspective adopted in this work, and it suggests that these results are only scratching the surface of a deeper theory in this direction.
To establish some constructive results, we analyzed two strategies where the number of decoding iterations is dictated by the girth of the code. Although this is convenient for proving asymptotic upper bounds on total power, this is rarely followed in practice. Typically, combinatorial properties of the code construction are analyzed and simulations are performed [30] in order to discern the error-probability behavior in decoding iterations beyond the girth-limit. However, we are not sure if better asymptotics for total power can be achieved by merely adding these additional iterations.
Our work highlights an important question that has received little attention in coding theory literature: design of codes that have good performance while maintaining small wiring area (see [62] - [64] for some heuristic approaches to generating Tanner graphs with low wiring complexity). For wire power consumption, there is a significant gap between the bounds on power consumed by regular-LDPC codes and iterative message-passing decoders derived here, and the fundamental limits derived in [13] . Nevertheless, even though regular-LDPC codes might not achieve these fundamental limits (and the fundamental limits themselves may not be tight), it is important to investigate wiring complexity of other coding families, such as Polar codes [61] , and Turbo codes [65] .
Recent work of Blake and Kschischang [18] studied the limiting bisection-width [12] of sequences of bipartite graphs with the size of the left-partite set tending to infinity, when the limiting degree-distributions of the partite sets satisfy a certain sufficient condition [18, Theorem 1] . It is shown that when sequences satisfying this condition are generated by a standard uniform random configuration model (see [18, Section IV] for definition), the resulting graphs have a super-linear (in the number of vertices) bisection-width in the limit of the sequence with probability 1. In Corollary 2 and Section IV. A of [18] , the authors show that the Tanner graphs of all capacity-approaching LDPC sequences and some regular-LDPC sequences generated using this method will satisfy the sufficient conditions. A super-linear bisection-width for a graph implies that the area of wires in the corresponding VLSI circuit must scale at least quadratically in the number of vertices [12] . If using the decoding strategy of Theorem 5 then, such sequences of codes will have minimum total power that is log m 1 P e , where 0.97 < m < 1, providing little order-sense improvement over uncoded transmission.
The authors of [18] point out the fact that their result does not rule out the possibility that there may exist a subset of codes with measure 0 asymptotically that has sub-quadratic wiring area. One could try to extend the bisection-width 12 approach of [18] to establish a negative result (i.e., prove that no such measure 0 set exists). To establish a positive result, one could try the open problem mentioned at the end of Section V-A2, namely, construct a graph-drawing algorithm that yields subquadratic crossing numbers for (even some classes of) semiregular graphs. In any case, a proof is needed and heuristics such as those used in [64] (even if they work well in practice) cannot establish guarantees.
The simulation-based estimates of decoding power presented in Section VI suggest that coding can be useful for minimizing total power, even at short-distances. For instance, they predict that regular-LDPC codes with simple message-passing decoders can achieve lower bit-error probabilities than uncoded transmission in short distance settings, while still consuming the same total power (even at distances as low as 2 meters). However, in these regimes, it is possible that "classical" algebraic codes (e.g., Hamming or Reed-Solomon codes [67] ) might be even more efficient, hence, they need to be examined as well.
Finally, the results of Section VI point to a new problem, that of "energy-adaptive codes". The suggestion from these results is that the code should be adapted to changing errorprobabilities and distances. Can a single code, with a single piece of reconfigurable decoding hardware, enable adaptation of transmit and circuit power to minimize total energy? Indeed, some follow-up work [68] indicates this is possible, and it could be a promising direction for future work.
APPENDIX A: PROOF OF LEMMA 2
Proof of Lemma 2: First, note that the (·) expression in Lemma 2 contains two variables: 1 P e and P T . We analyze blocklength as a function n : [2, ∞) × R ≥0 → R ≥1 (Definition 3). First consider the case where d c > d v ≥ 3. Because the codes considered are binary and linear, the channel is memoryless, binary-input, and output-symmetric, and the decoding computations are symmetric with respect to codewords, we can assume without loss of generality that the all-zero codeword was transmitted [25] , [40, Page 22] . In [40, Page 37] it is shown that for any binary regular-LDPC code with d c > d v ≥ 3 used to transmit over an AWGN channel, the probability that any iterative message-passing decoder incorrectly decides on pseudo-codeword 13 ω when the all-zero codeword was transmitted is 12 The crossing number cr (G) and bisection width bw (G) of a boundeddegree graph G = {V, E} are related by the inequality cr (G) + (|V |) = bw 2 (G) [66, Theorem 2.1]. 13 Defined in [40] as an error-pattern for a given code C, such that the lifting of the error-pattern is a codeword of the binary code corresponding to some finite graph-cover of the Tanner graph of C. It is explained in [40] that no "locally operating" iterative message-passing decoding algorithm ("locally operating" subsumes all algorithms satisfying the assumptions of Section II-B) can distinguish between codewords and pseudo-codewords.
where w AWGN p (ω) is called the AWGN pseudoweight of ω and is defined [40, Definition 31] as
While the channel model of Section II-A assumed a harddecision on the AWGN-channel outputs, (19) holds even when log-likelihood ratios (which have no loss in optimality) are used in message-passing [40] . Hence, we can use (19) to obtain a lower bound for any message-passing decoder. The minimum pseudoweight w AWGN,min p of a parity-check matrix of a given code is defined as the minimum AWGN pseudoweight over all nonzero pseudo-codewords of the code [40, Definition 37] . For any regular-LDPC code of blocklength n with d v ≥ 3, the minimum AWGN pseudoweight is upper-bounded as [40, Proposition 49] , [69, Theorem 7] :
Therefore, lower bounding the word-error probability P wor d e by the pairwise error-probability and using (20) in (19):
Using our notation from Section II-A, E s N 0 = η P T , and trivially bounding bit-error probability P e [70, Eqn. (2)]:
where (•) holds because of (1) and n ≥ 1, and ( * ) holds because n ≥ 1 and d v (d v − 1) > (d v − 2). It follows that whenever P T ≥ 1 η ,
where ( ) holds because e −x 2 < 1 x for all x ≥ 0. Inverting both sides of (23), taking log(·) and then simplifying,
log(dc −1) log(dv−1)
We have shown that (24) holds for any P e and any P T ≥ 1 η , hence ignoring the non-dominating term on the RHS and then raising both sides to the power log(d v −1)(d c −1) 2 log(d v −1) , we get the desired result. For the case when d v = 2, because the minimum distance of regular-LDPC codes with d v = 2 is at most 2 + 2 log n 2 log(d c −1) (see [29, Theorem 2.5] ), the pairwise error-probability that a minimum-weight nonzero codeword x is decoded when the all-zero codeword was transmitted is
Replacing E s N 0 by η P T , the word-error probability is
Then applying an identical analysis to the d v > 3 case, for any bit-error probability P e :
Then for any P T ≥ 1 η , we also have
where ( ) holds because e −x 2 < 1 x for all x ≥ 0. Inverting both sides of (27), taking log(·) and then simplifying,
Dividing both sides of (28) by 2 + 2 log(d c −1) , taking e (·) on both sides, and simplifying:
which completes the proof of Lemma 2.
APPENDIX B: PROOF OF LEMMA 3
Proof of Lemma 3: First, note the (·) expression in Lemma 3 contains two variables: 1 P e and P T . We analyze the minimum number of independent iterations as a function N iter : (Definition 3) , where A > 0 is the transmit power for which p 0 is exactly the threshold for decoding over the BSC [29, Section 4.3] , [25] . Explicitly, if σ A is the threshold for Gallager-A decoding over the BSC, Q √ 2η A = σ A . Note when P T < A , it is not possible to force P e → 0, hence N iter will be infinite for all P e below some constant [25] . No further analysis is needed for such low transmit powers, since all P e above said constant can be achieved with (1) transmit power and O (1) decoding iterations. From [25, Eqn. (6) ], the bit-error probability after the ith decoding iteration, p i , is
Since the RHS of (30) is differentiable with respect to (w.r.t.) p i−1 , by Taylor's Theorem there exists a real function R 1 (x) with lim x→0 R 1 (x) = 0 such that:
The RHS of (31) is the first-order MacLaurin expansion of p i . Further, because the RHS of (30) is a polynomial in p i−1 , it is twice continuously differentiable and by the mean value theorem the remainder term R 1 ( p i−1 ) has Lagrange form:
where x * ∈ (0, p i−1 ). It can be verified that the second derivative of p i w.r.t. p i−1 is minimized at p i−1 = 0 and maximized at p i−1 = 1 2 . Solving for both cases and plugging into (32), we find
Plugging (33) into (31) and applying the RHS recursively, the bit-error probability after ith decoding iteration p i is:
Now, choose an arbitrary 0 < δ < 1 2 and choose P T (thereby p 0 as well). As explained in [29, Section 4.3] , since we are operating above the threshold, we are guaranteed that p i < p i−1 ≤ p 0 and p i i→∞ → 0. Thus, for sufficiently small p i (thereby small p i−1 ) or sufficiently large P T (thereby small p 0 ), (34) becomes:
Applying the relation on the LHS of (35) recursively
Inverting all sides of (36), taking log(·) on all sides, replacing p i by P e and i by N iter , and dividing all sides by η P T :
We have shown that (37) holds for any choice of P T as long as P e is sufficiently small, which completes the proof of the constant P T result. Next, set P T ≥ max{ 2 log(d v −1)(d c −1) η , π η }. As explained above, (37) also holds for any P e as long as P T is sufficiently large. In this case (37) simplifies to
which completes the proof of the Lemma.
APPENDIX C: PROOF OF LEMMA 4 − 1
Applying (1) on p 0 terms in (47) , dividing all sides by η P T , loosening the RHS by ignoring negative terms, and simplifying:
We have shown that (48) holds for any P T as long as P e is sufficiently small. Thus, treating P T as a constant in (48) and taking log(·) on all sides completes the proof of the fixed P T result. For the other case, consider the limits of the leftmost and rightmost side of (48) as P T → ∞. For any > 0, for sufficiently large P T the following holds:
Taking log(·) on all sides of (49) and simplifying, we obtain:
which is equivalent to the desired result.
APPENDIX D: PROOF OF THEOREM 3
Proof of Theorem 3: Since we are proving a lower bound, we can restrict ourselves to the case where d v ≥ 3 without loss of generality (the decoding power when d v = 2 grows exponentially faster). Via Lemma 2 and Lemma 5, the total power required for a (d v , d c )-regular LDPC code and any iterative message-passing decoder to achieve bit-error probability P e under the Wire Model is
First, it follows from (22) that if P T is kept fixed while P e → 0, the total power (and the decoding power) diverges as P total,bdd P T = log
The exponent of log 1 P e in (52) is always greater than 1 since d c > d v for any regular-LDPC code. Next, differentiating the expressions inside the (·) of (51) w.r.t. P T , setting to zero, and substituting the minimizing transmit power into (51) we find that the minimum total power is:
which completes the proof of the theorem.
APPENDIX E: PROOF OF THEOREM 4
Proof of Theorem 4: Let N (P e ) iter denote the minimum number of independent Gallager-A decoding iterations required to achieve bit-error probability P e . Via Theorem 2, the total power is lower bounded by P total = P T + e γ N (Pe ) iter . It follows from Lemma 3 that if P T is kept fixed as P e → 0, then the required decoding power diverges atleast as fast as a power of 1 P e , which is exponentially larger than the power required for uncoded transmission. If instead the transmit power is allowed to vary, it follows from Lemma 3 that
(54)
In order to find the optimizing transmit power, let L P e (P T ) denote the function in the (·) expression of (54) and let U P e (P T ) denote the function in the O (·) expression of (55):
We start by analyzing the lower bound. To find the P T which minimizes L P e , we differentiate L P e and set it to 0
Now, let P = P T γ log 1 Pe η . Substituting into (58), we get
⇒ log Pe log P = 1 2
The positive, real valued solution to (60) is given by the principal branch W 0 (·) of the Lambert W function [71] . Explicitly, when x, z ∈ R ≥0 satisfy the relation x = ze z , we say z = W 0 (x). Hence we can write
⇒ P = log Pe log P log P 
Rewriting P in terms of P T we find the optimizing transmit power
The first two terms in the asymptotic expansion of W 0 (x) as x → ∞ are log(x) − log log(x) [71] . In fact, ∀x ≥ e [72] :
Using (64) in (63), and ignoring constant terms in the resulting denominator, the optimizing transmit power is
Plugging back into L P e in (56) , and ignoring non-dominating terms, we get the lower bound. An identical analysis of U P e in (57) gives the upper bound and completes the proof.
APPENDIX F: PROOF OF THEOREM 5
Proof of Theorem 5: Via Theorem 2 and Lemma 4, if the transmit power is kept fixed as P e → 0, the total power is
If instead P T is allowed to scale as a function of P e , 
Using the upper bound from Theorem 2,
Then, considering the bounds on γ in Theorem 2, we examine the exponents of log 1 P e in (65) and log 1 Pe P T in (68):
It follows that if the transmit power is kept fixed even as P e → 0, the total power diverges as P total,bdd P T = log 2.48 1 P e . Moving to the unbounded case, substituting (70) back into (68), we obtain:
Differentiating the expression inside the (·) on the RHS of (71) w.r.t. P T and setting to zero, the total power scales like: 
Then substituting (72) into (69), we get the bound
Differentiating the expressions inside the O (·) of (73) w.r.t. P T and setting to zero, we obtain the upper bound.
APPENDIX G: CAD FLOW DETAILS
The decoding implementation models are constructed in a hierarchical manner. First, behavioral verilog descriptions of variable and check nodes are mapped to standard cells using logic synthesis 14 and are then placed-and-routed using a physical design tool. The physical area of the individual circuits is obtained. Post-layout simulation is then performed, using extracted RC parasitics and typical corners for the Synopsys 32/28 nm HVT CMOS process at a supply voltage of 0.78 V. The critical-path delays of the variable-nodes T VN (a, d v ) , and check-nodes T CN (a, d c ) for each decoding algorithm are obtained using post-layout static timing analysis with the parasitics included. Post-layout power analysis is performed to obtain the average power consumption of variable-nodes P VN (a, d v ) and check-nodes P CN (a, d c ) using a "virtual clock" of period T VN (a, d v ) or T CN (a, d c ) , respectively, over a large number of uniformly random input patterns. In practice however, the amount of switching activity at the decoder depends on the number of errors in the received sequence over the channel, and it thereby depends on the parameters of the channel and communication system. For example, when the transmit power is large and/or the path-loss and noise are small, the expected number of errors in the received sequence is small and 14 The delay, power, area, and structure of synthesized logic depend on the constraints and mapping effort given as inputs to the synthesis tool. To allow for a fair comparison between codes of different degrees, we only specify constraints for minimum delay and minimum power and use the highest possible mapping effort for each node. the switching activity caused by bit-flips may be much smaller than these simulations indicate. Nevertheless, we assume (with slight overestimation) that the averaged power numbers hold for the various check-nodes and variable-nodes.
APPENDIX H: CIRCUIT MODEL FOR CRITICAL-PATH DELAY
It is assumed that all decoders operate at the minimum clock period T CLK (a, g, d v , d c ) for which timing would be met at the 0.78V supply voltage. This minimum allowable clock period that meets timing in flip-flop based synchronous circuits is bounded by the setup time constraint [19] for each flip-flop. The setup time is the minimum time it takes incoming data to propagate through the input stages of a flip-flop. The critical path for a full decoding iteration consists of a CLK-Q delay of a message passing flip-flop inside a variable-node, then an interconnect delay, then a check-node delay T CN (a, d c ), then another interconnect delay, and finally a variable-node delay T VN (a, d v ). In these models, the setup and the CLK-Q delay are accounted for in T VN (a, d v ) .
Interconnect delay is assumed to be linearly proportional to the resistance and capacitance of the interconnect, which depend on the length and width of interconnects. Estimating the length of interconnects requires an estimate of the decoder's physical dimensions. The total area of the decoder, A Decoder , is estimated as a sum of check-node and variable-node areas, where the nodes are assumed to be placed in a square arrangement. Best-case and worst-case estimates for the average interconnect length l wire (a, g, d v , d c ) are obtained by the following equations [33] l wire (a, g, d in the worst case.
Rigorous empirical and theoretical justification for the above estimates is provided in [33] where it is shown that (74) is a good approximation for highly-parallel logic and (75) is the average value for randomly-placed logic on a square array. Since the logic functions computed by the check-nodes and variable-nodes for the decoding algorithms considered in this paper are intrinsically parallel and we also assume the decoders are implemented in a fully-parallel manner, we used (74) for the results shown in this paper. However, we note that (75) could be a better approximation, depending on the code construction used.
Routing for decoders is assumed to use minimum-width wires on the lower 7 metal layers of the 9-layer CMOS process 15 . The average minimum width (w avg ), sheet resistance (R sq ), and capacitance per-unit-length (C unit ) 16 for these metal layers are calculated using design rule information [54] and are assumed as constants. Interconnect delay is then estimated assuming a distributed Elmore model [19] : The power consumption of a logic gate consists of both dynamic power (which is proportional to the activity-factor at the input of the gate and the clock-frequency), and static power (which has no dependence on the activity-factor or the clock frequency) [19] . In post-layout simulation, the static power consumption of variable-nodes and check-nodes at 0.78V supply in a high threshold-voltage process is observed to be less than 1% of the total power in check-nodes and variable-nodes. Therefore, with little loss in accuracy, we treat the total power consumption of check-nodes and variable-nodes as dynamic power when considering the effect of clock-frequency scaling. Therefore, the power consumed after clock-frequency scaling in variable-nodes is P VN (a, d v ) × T VN (a,d v )
T CLK (a,g,d v ,d c ) and in check-nodes it is P CN (a, d c 
T CLK (a,g,d v ,d c ) .
APPENDIX J: CIRCUIT MODEL FOR INTERCONNECT POWER
Using the interconnect capacitance estimate C wire (a, g, d v , d c ) and clock period T CLK (a, g, d v , d c ) from Appendix H, and assuming an activity factor of 1 2 , the power consumed by a single message-passing interconnect (P wire (a, g, d v , d c ) ) in the decoder is modeled using the formula for dynamic power consumed in interconnects [19] : 
